A Performance-centric Topology for Hybrid Wireless-Network-on-chip | Research Square window.SnipcartSettings = { analytics: { enabled: false } }; (function() { var accessVector = localStorage.getItem('access_vector') || ''; window.dataLayer = window.dataLayer || []; if (accessVector) { window.dataLayer.push({ user: { profile: { profileInfo: { snid: accessVector } } } }); } })(); (function(w,d,s,l,i){w[l]=w[l]||[];w[l].push({'gtm.start':new Date().getTime(),event:'gtm.js'});var f=d.getElementsByTagName(s)[0],j=d.createElement(s),dl=l!='dataLayer'?'&l='+l:'';j.async=true;j.src='https://www.googletagmanager.com/gtm.js?id='+i+dl;f.parentNode.insertBefore(j,f);})(window,document,'script','dataLayer','GTM-K279D39R'); Browse Preprints In Review Journals COVID-19 Preprints AJE Video Bytes Research Tools Research Promotion AJE Professional Editing AJE Rubriq About Preprint Platform In Review Editorial Policies Our Team Advisory Board Help Center Sign In Submit a Preprint Cite Share Download PDF Research Article A Performance-centric Topology for Hybrid Wireless-Network-on-chip Munshi Mostafijur Rahaman, Prasun Ghosal, Chandan Giri This is a preprint; it has not been peer reviewed by a journal. https://doi.org/ 10.21203/rs.3.rs-4899023/v1 This work is licensed under a CC BY 4.0 License Status: Posted Version 1 posted You are reading this latest preprint version Abstract Wireless Network-on-Chip (WNoCs) has flourished rapidly and successfully in mitigating conventional Network-on-Chips (NoCs) performance constraints. As retaliation, WNoCs initiate a preamble for present-day NoC state-of-the-art to evolve at the cutting edge of scalability and architectural expandability. Reduced latency, broadcast aid, and system-level plainness build on-chip wireless communication , an emerging choice during network-on-chip architecture development. In this work, a hybrid WNoC is designed from a mix of wireless and wired mode NoCs supported by an appropriate routing method and topology scheme. The performance measurement of the proposed WNoC design has been done comparably under distinct types of synthetic traffic patterns and benchmark frameworks concerning throughput, latency, and energy at varied workloads. Examination results of the proposed approach specify a lessening of the average latency up to 88.64% and a reduction of energy up to 90.08% with a significant gain in throughput up to 91.62%. Full Text Additional Declarations No competing interests reported. Cite Share Download PDF Status: Posted Version 1 posted You are reading this latest preprint version Research Square lets you share your work early, gain feedback from the community, and start making changes to your manuscript prior to peer review in a journal. As a division of Research Square Company, we’re committed to making research communication faster, fairer, and more useful. We do this by developing innovative software and high quality services for the global research community. Our growing team is made up of researchers and industry professionals working together to solve the most critical problems facing scientific publishing. Also discoverable on Platform About Our Team In Review Editorial Policies Advisory Board Help Center Resources Author Services Accessibility API Access RSS feed Manage Cookie Preferences © Research Square 2026 | ISSN 2693-5015 (online) Privacy Policy Terms of Service Do Not Sell My Personal Information {"props":{"pageProps":{"initialData":{"identity":"rs-4899023","acceptedTermsAndConditions":true,"allowDirectSubmit":true,"archivedVersions":[],"articleType":"Research Article","associatedPublications":[],"authors":[{"id":350775003,"identity":"fd827d7b-bc64-40ba-83f0-141104d560f9","order_by":0,"name":"Munshi Mostafijur Rahaman","email":"","orcid":"","institution":"Indian Institute of Engineering Science and Technology, Shibpur","correspondingAuthor":false,"prefix":"","firstName":"Munshi","middleName":"Mostafijur","lastName":"Rahaman","suffix":""},{"id":350775004,"identity":"1c1b7792-bfe6-4bb2-90a8-c02a50b4f4cc","order_by":1,"name":"Prasun Ghosal","email":"data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAZAAAAAyAQMAAABI0h/eAAAABlBMVEX///8AAABVwtN+AAAACXBIWXMAAA7EAAAOxAGVKw4bAAABM0lEQVRIie2RMUvEMBSAXwmkDtGuOareX4jcoAfS/pWGQkcpOFhQtFOm4M33M/wHKYW6OEvBpbc4OXSSA4ua9s4KbcVVsN8Q3nvJR95LAEZG/ia4XvYBgVFEOtqrU4+12/QnhQBCiD3UKd4q5FcFEKatsi0NcgzmY1FWDgHTyiJ15XAxlQyK8NR1LWWUazg56yjzmFwcLYVfN4ZzlflcYMJ0YwGX1EMTCfS8ozBFAns3Ro3yVGL1paQe0VPYehYeDyikummUUL23yodLLIXeBhUzswlOGwUS0SrKkODhoVv0LHiyFPcEIzSjya0/EzgIlcd8LnMu5pL1FP1iz7SsLg8tK1mV6tU5WKD0brWuHNdcpGm+jq57jU1f2PfvbNhhahMY+jCDLgzMolvrV0ZGRkb+N58rRGEjvqcKxAAAAABJRU5ErkJggg==","orcid":"","institution":"Indian Institute of Engineering Science and Technology, Shibpur","correspondingAuthor":true,"prefix":"","firstName":"Prasun","middleName":"","lastName":"Ghosal","suffix":""},{"id":350775005,"identity":"ed9e73dc-cd6d-4fc8-9ece-1f194fdf0540","order_by":2,"name":"Chandan Giri","email":"","orcid":"","institution":"Indian Institute of Engineering Science and Technology, Shibpur","correspondingAuthor":false,"prefix":"","firstName":"Chandan","middleName":"","lastName":"Giri","suffix":""}],"badges":[],"createdAt":"2024-08-12 09:00:53","currentVersionCode":1,"declarations":"","doi":"10.21203/rs.3.rs-4899023/v1","doiUrl":"https://doi.org/10.21203/rs.3.rs-4899023/v1","draftVersion":[],"editorialEvents":[],"editorialNote":"","failedWorkflow":false,"files":[{"id":68216262,"identity":"bd05f3b6-c30e-4614-b1b7-7de10537e8ac","added_by":"auto","created_at":"2024-11-04 20:08:38","extension":"pdf","order_by":1,"title":"","display":"","copyAsset":false,"role":"manuscript-pdf","size":2070084,"visible":true,"origin":"","legend":"","description":"","filename":"MunshiSpringerjournalDesignAutomationforEmbeddedSystemsfinal.pdf","url":"https://assets-eu.researchsquare.com/files/rs-4899023/v1_covered_30420309-588a-49e7-97c3-26578435d944.pdf"}],"financialInterests":"No competing interests reported.","formattedTitle":"A Performance-centric Topology for Hybrid Wireless-Network-on-chip","fulltext":[],"fulltextSource":"","fullText":"","funders":[],"hasAdminPriorityOnWorkflow":false,"hasManuscriptDocX":false,"hasOptedInToPreprint":true,"hasPassedJournalQc":"","hasAnyPriority":false,"hideJournal":true,"highlight":"","institution":"","isAcceptedByJournal":false,"isAuthorSuppliedPdf":true,"isDeskRejected":"","isHiddenFromSearch":false,"isInQc":false,"isInWorkflow":false,"isPdf":true,"isPdfUpToDate":true,"isWithdrawnOrRetracted":false,"journal":{"display":true,"email":"
[email protected]","identity":"researchsquare","isNatureJournal":false,"hasQc":true,"allowDirectSubmit":true,"externalIdentity":"","sideBox":"","snPcode":"","submissionUrl":"/submission","title":"Research Square","twitterHandle":"researchsquare","acdcEnabled":true,"dfaEnabled":false,"editorialSystem":"","reportingPortfolio":"","inReviewEnabled":false,"inReviewRevisionsEnabled":true},"keywords":"","lastPublishedDoi":"10.21203/rs.3.rs-4899023/v1","lastPublishedDoiUrl":"https://doi.org/10.21203/rs.3.rs-4899023/v1","license":{"name":"CC BY 4.0","url":"https://creativecommons.org/licenses/by/4.0/"},"manuscriptAbstract":"Wireless Network-on-Chip (WNoCs) has flourished rapidly and successfully in mitigating conventional Network-on-Chips (NoCs) performance constraints. As retaliation, WNoCs initiate a preamble for present-day NoC state-of-the-art to evolve at the cutting edge of scalability and architectural expandability. Reduced latency, broadcast aid, and system-level plainness build on-chip wireless communication , an emerging choice during network-on-chip architecture development. In this work, a hybrid WNoC is designed from a mix of wireless and wired mode NoCs supported by an appropriate routing method and topology scheme. The performance measurement of the proposed WNoC design has been done comparably under distinct types of synthetic traffic patterns and benchmark frameworks concerning throughput, latency, and energy at varied workloads. Examination results of the proposed approach specify a lessening of the average latency up to 88.64% and a reduction of energy up to 90.08% with a significant gain in throughput up to 91.62%.","manuscriptTitle":"A Performance-centric Topology for Hybrid Wireless-Network-on-chip","msid":"","msnumber":"","nonDraftVersions":[{"code":1,"date":"2024-09-13 06:09:32","doi":"10.21203/rs.3.rs-4899023/v1","editorialEvents":[{"type":"communityComments","content":0}],"status":"published","journal":{"display":true,"email":"
[email protected]","identity":"researchsquare","isNatureJournal":false,"hasQc":true,"allowDirectSubmit":true,"externalIdentity":"","sideBox":"","snPcode":"","submissionUrl":"/submission","title":"Research Square","twitterHandle":"researchsquare","acdcEnabled":true,"dfaEnabled":false,"editorialSystem":"","reportingPortfolio":"","inReviewEnabled":false,"inReviewRevisionsEnabled":true}}],"origin":"","ownerIdentity":"bcef4dc1-1dfc-448c-9d4a-d7484d21e04a","owner":[],"postedDate":"September 13th, 2024","published":true,"recentEditorialEvents":[],"rejectedJournal":[],"revision":"","amendment":"","status":"posted","subjectAreas":[],"tags":[],"updatedAt":"2024-11-04T20:08:19+00:00","versionOfRecord":[],"versionCreatedAt":"2024-09-13 06:09:32","video":"","vorDoi":"","vorDoiUrl":"","workflowStages":[]},"version":"v1","identity":"rs-4899023","journalConfig":"researchsquare"},"__N_SSP":true},"page":"/article/[identity]/[[...version]]","query":{"redirect":"/article/rs-4899023","identity":"rs-4899023","version":["v1"]},"buildId":"qtupq5eGEP_6zYnWcrvyt","isFallback":false,"isExperimentalCompile":false,"dynamicIds":[84888],"gssp":true,"scriptLoader":[]}
Text is read by the "Ask this paper" AI Q&A widget below.
Extraction quality varies by source — PMC NXML preserves structure
cleanly, OA-HTML may include some navigation residue, and OA-PDF can
have broken hyphenation. The publisher copy
(via DOI)
is the canonical version.