Performance and Design analysis of High Speed Charge Shared Dynamic Comparator for ADC Architecture in VLSI Application

An ultimate requirement of the less power, high speed and energy efficient analog to digital converters (ADCs) have given immense popularity to dual stage positive feedback based dynamic regenerative clocked comparators. In this paper, a dynamic comparator based on shared charge logic is proposed. The latch of the proposed comparator uses a PMOS transistor, which greatly reduces delay and power consumption. This, design can operate at maximum frequency of 2GHz at supply voltage of 0.8V. This circuit is designed with CMOS 90nm and 45-nm technology along with implementation in CNTFET 10-nm technology. The proposed architecture consumes power of 3.3 µW and delay of 58.4ps at 0.8V supply voltage, 5mV input difference voltage, 0.7V common mode voltage. The power consumption is 81.4% less when compared with CNTFET based proposed architecture. Thus, CNTFET technology is proving to be power efficient and can operate at supply voltage as low as 0.4V.The Monte Carlo simulation of proposed architecture for power, delay, PDP and energy efficiency is also demonstrated in this paper along with process corner analysis. Monte Carlo simulations for mismatch analysis and input offset voltage for proposed comparator are done. Mathematical analysis is done for the delay of the proposed comparator. A high performing 3-bit Flash ADC architecture is implemented using proposed dynamic comparator. This Flash ADC architecture is simulated on 90nm technology which results in large reduction in static power consumption.