Efficient Chip-cooling using Embedded Biomimetic Microfluidics

preprint OA: closed
Full text JSON View at publisher
AI-generated deep summary by claude@2026-07, 2026-07-03 · read from full text

This preprint studied microfluidic cooling embedded inside silicon chips for high-power AI accelerators, using a chip-aware microfluidic topology optimization approach rather than conventional homogeneous straight channels or pin-fin designs. The authors report that chip-level spatial power distribution drives prior discrepancies, and that a bio-inspired hierarchical channel network can reduce hot-spot temperature rise and pressure drop simultaneously, achieving up to an 18°C reduction in hot-spot temperature rise and over a 67% pressure-drop reduction versus a canonical pin-fin design, alongside up to 55% lower average thermal resistance and 3× less core temperature spread. A major caveat stated is that the work is a preprint that has not been peer reviewed. The paper does not explicitly discuss endometriosis or adenomyosis; it was included in the corpus via a keyword match in the upstream search index.

Read from the paper's body, not the abstract. Not a substitute for reading the paper. No clinical advice. How this works

Abstract

Abstract Power dissipation in the latest accelerator chips for artificial intelligence has exceeded 1 kW and is increasing with each successive generation, while simultaneously introducing new thermal resistances and spatially varying temperature requirements due to heterogeneous integration. In contrast, cooling design has remained largely homogeneous, relying predominantly on straight channels or arrays of fins which are not tailored to the underlying chip. As data center operators target to increase coolant supply temperatures of data centers to reduce electricity and water consumption, more power needs to be extracted from increasingly complex chips with reduced temperature differentials between the junction and coolant. Hence, cooling is becoming the main driver for both chip performance and data center efficiency. Microfluidic cooling, with coolant directly flowing through channels embedded inside the silicon chip, has been proposed as a candidate to overcome the performance limitations of standard cold plates, as it aims to minimize thermal resistance by eliminating interfaces between the chip and the coolant. In addition, the close coupling between the heat source and cooling, combined with mature silicon-based microfabrication methods, enables more design freedom for cooling structures beyond straight channels and fins. However, while prior demonstrations of microfluidic cooling on function integrated circuits have shown the feasibility of this cooling integration, they suffered from high pressure drops, large temperature gradients and localized hot-spots, in addition to packaging and integration concerns. In this work, we show that the chip-level spatial power distribution is the source of these discrepancies, and that microfluidic topology optimization can simultaneously address the temperature and pressure drop challenges with microfluidic cooling, by creating a hierarchical network of channels that balance heat transfer and pressure drop mimicking the arteries, veins and capillaries in the circulatory system. Our result demonstrates that, by utilized a bio-inspired chip-aware microfluidic cooling architecture, up to 18 ⁰C reduction in hot-spot temperature rise on functional CPUs can be achieved, or a reduction in pressure drop by over 67% compared to a canonical design of pin fins. We demonstrate a 3x reduction in core temperature spread versus unoptimized designs, and furthermore observe that average thermal resistance can be reduced by up to 55% compared to standard cold plate cooling. These results validate that including microfluidic cooling as an integral part of the chip design process may be a viable path to allow for a further extension of the roadmap of silicon CMOS chips with increasing power levels, while simultaneously addressing the sustainability concerns at the data center scale.
Full text 18,784 characters · extracted from preprint-html · click to expand
Efficient Chip-cooling using Embedded Biomimetic Microfluidics | Research Square window.SnipcartSettings = { analytics: { enabled: false } }; (function() { var accessVector = localStorage.getItem('access_vector') || ''; window.dataLayer = window.dataLayer || []; if (accessVector) { window.dataLayer.push({ user: { profile: { profileInfo: { snid: accessVector } } } }); } })(); (function(w,d,s,l,i){w[l]=w[l]||[];w[l].push({'gtm.start':new Date().getTime(),event:'gtm.js'});var f=d.getElementsByTagName(s)[0],j=d.createElement(s),dl=l!='dataLayer'?'&l='+l:'';j.async=true;j.src='https://www.googletagmanager.com/gtm.js?id='+i+dl;f.parentNode.insertBefore(j,f);})(window,document,'script','dataLayer','GTM-K279D39R'); Browse Preprints In Review Journals COVID-19 Preprints AJE Video Bytes Research Tools Research Promotion AJE Professional Editing AJE Rubriq About Preprint Platform In Review Editorial Policies Our Team Advisory Board Help Center Sign In Submit a Preprint Cite Share Download PDF Physical Sciences - Article Efficient Chip-cooling using Embedded Biomimetic Microfluidics Remco van Erp, Malik Fahrni, Miguel Salazar de Troya, Athanasios Boutsikakis, and 15 more This is a preprint; it has not been peer reviewed by a journal. https://doi.org/ 10.21203/rs.3.rs-5814747/v1 This work is licensed under a CC BY 4.0 License Status: Posted Version 1 posted You are reading this latest preprint version Abstract Power dissipation in the latest accelerator chips for artificial intelligence has exceeded 1 kW and is increasing with each successive generation, while simultaneously introducing new thermal resistances and spatially varying temperature requirements due to heterogeneous integration. In contrast, cooling design has remained largely homogeneous, relying predominantly on straight channels or arrays of fins which are not tailored to the underlying chip. As data center operators target to increase coolant supply temperatures of data centers to reduce electricity and water consumption, more power needs to be extracted from increasingly complex chips with reduced temperature differentials between the junction and coolant. Hence, cooling is becoming the main driver for both chip performance and data center efficiency. Microfluidic cooling, with coolant directly flowing through channels embedded inside the silicon chip, has been proposed as a candidate to overcome the performance limitations of standard cold plates, as it aims to minimize thermal resistance by eliminating interfaces between the chip and the coolant. In addition, the close coupling between the heat source and cooling, combined with mature silicon-based microfabrication methods, enables more design freedom for cooling structures beyond straight channels and fins. However, while prior demonstrations of microfluidic cooling on function integrated circuits have shown the feasibility of this cooling integration, they suffered from high pressure drops, large temperature gradients and localized hot-spots, in addition to packaging and integration concerns. In this work, we show that the chip-level spatial power distribution is the source of these discrepancies, and that microfluidic topology optimization can simultaneously address the temperature and pressure drop challenges with microfluidic cooling, by creating a hierarchical network of channels that balance heat transfer and pressure drop mimicking the arteries, veins and capillaries in the circulatory system. Our result demonstrates that, by utilized a bio-inspired chip-aware microfluidic cooling architecture, up to 18 ⁰C reduction in hot-spot temperature rise on functional CPUs can be achieved, or a reduction in pressure drop by over 67% compared to a canonical design of pin fins. We demonstrate a 3x reduction in core temperature spread versus unoptimized designs, and furthermore observe that average thermal resistance can be reduced by up to 55% compared to standard cold plate cooling. These results validate that including microfluidic cooling as an integral part of the chip design process may be a viable path to allow for a further extension of the roadmap of silicon CMOS chips with increasing power levels, while simultaneously addressing the sustainability concerns at the data center scale. Physical sciences/Engineering/Electrical and electronic engineering Physical sciences/Engineering/Mechanical engineering Full Text Additional Declarations Yes there is potential Competing Interest. A patent corresponding to this work has been filed (Application EP22386065.1A). corresponding Author, Remco van Erp, is co-founder of Corintis, a company that supports development of liquid cooling applications for data centers. The other authors declare no competing interests. Supplementary Files Media1.mp4 Video of i7 after etching Cite Share Download PDF Status: Posted Version 1 posted You are reading this latest preprint version Research Square lets you share your work early, gain feedback from the community, and start making changes to your manuscript prior to peer review in a journal. As a division of Research Square Company, we’re committed to making research communication faster, fairer, and more useful. We do this by developing innovative software and high quality services for the global research community. Our growing team is made up of researchers and industry professionals working together to solve the most critical problems facing scientific publishing. Also discoverable on Platform About Our Team In Review Editorial Policies Advisory Board Help Center Resources Author Services Accessibility API Access RSS feed Manage Cookie Preferences © Research Square 2026 | ISSN 2693-5015 (online) Privacy Policy Terms of Service Do Not Sell My Personal Information {"props":{"pageProps":{"initialData":{"identity":"rs-5814747","acceptedTermsAndConditions":true,"allowDirectSubmit":true,"archivedVersions":[],"articleType":"Physical Sciences - Article","associatedPublications":[],"authors":[{"id":408144522,"identity":"42465814-4358-4e7b-b252-d232a6543be6","order_by":0,"name":"Remco van Erp","email":"data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAZAAAAAyAQMAAABI0h/eAAAABlBMVEX///8AAABVwtN+AAAACXBIWXMAAA7EAAAOxAGVKw4bAAAA8klEQVRIiWNgGAWjYNCDD0DMBsQHiNbBOAOshZkELcw8EAq/KvP27sQPHxgOy5uz9z57bFNjk88n3X/w4A8GOzndBuxaZM6c3Sw5g+Gw4c6e4+bGOcfSLNtkDjMc5mFINjbD4TwJidxtQPekMW64kcYmndtw2IBNIpnhMDAEErfh0iL/FqzFfsP9Z2zSllAtQIfh0SLBC9Jik7jhBhubNCNUywEefFp4coF+MbBJ3nAmjd2w51gaSIvBYR4DPH5hP7vxw4cKCdsNx4+xPfhRY2MgPyPx8ccfFXZyuLRAgAGYZMMQIQjYCCsZBaNgFIyCEQkA3ghTIDz8N5gAAAAASUVORK5CYII=","orcid":"","institution":"Corintis SA","correspondingAuthor":true,"prefix":"","firstName":"Remco","middleName":"van","lastName":"Erp","suffix":""},{"id":408144523,"identity":"b1f78308-1794-4538-a002-9b82ed6ae134","order_by":1,"name":"Malik Fahrni","email":"","orcid":"","institution":"Corintis SA","correspondingAuthor":false,"prefix":"","firstName":"Malik","middleName":"","lastName":"Fahrni","suffix":""},{"id":408144524,"identity":"9c02f61c-81cf-4553-8192-a51c1584cb65","order_by":2,"name":"Miguel Salazar de Troya","email":"","orcid":"","institution":"Corintis SA","correspondingAuthor":false,"prefix":"","firstName":"Miguel","middleName":"Salazar","lastName":"de Troya","suffix":""},{"id":408144525,"identity":"151293f3-a6b3-42b0-8655-3cf68070abbb","order_by":3,"name":"Athanasios Boutsikakis","email":"","orcid":"","institution":"Corintis SA","correspondingAuthor":false,"prefix":"","firstName":"Athanasios","middleName":"","lastName":"Boutsikakis","suffix":""},{"id":408144526,"identity":"90472676-9ada-485e-a6e6-c175baeab5c5","order_by":4,"name":"Emile Soutter","email":"","orcid":"","institution":"Corintis SA","correspondingAuthor":false,"prefix":"","firstName":"Emile","middleName":"","lastName":"Soutter","suffix":""},{"id":408144527,"identity":"f2799a7d-feae-499d-b387-c83cfaf9da06","order_by":5,"name":"Andrea Francescon","email":"","orcid":"","institution":"Corintis SA","correspondingAuthor":false,"prefix":"","firstName":"Andrea","middleName":"","lastName":"Francescon","suffix":""},{"id":408144528,"identity":"017a2268-b4bf-4936-97db-ce95a8937fc7","order_by":6,"name":"Florent-Valery Coen","email":"","orcid":"","institution":"Corintis SA","correspondingAuthor":false,"prefix":"","firstName":"Florent-Valery","middleName":"","lastName":"Coen","suffix":""},{"id":408144529,"identity":"cbd74e66-1b84-4927-ba88-51c2ee90a5a1","order_by":7,"name":"Iordan Doytchinov","email":"","orcid":"","institution":"Corintis SA","correspondingAuthor":false,"prefix":"","firstName":"Iordan","middleName":"","lastName":"Doytchinov","suffix":""},{"id":408144530,"identity":"f327d60b-0e20-46bb-bf18-be6925295bc5","order_by":8,"name":"Ali siddiqui","email":"","orcid":"","institution":"Corintis SA","correspondingAuthor":false,"prefix":"","firstName":"Ali","middleName":"","lastName":"siddiqui","suffix":""},{"id":408144531,"identity":"6059a089-6768-459d-a2d9-d5f2d8944a41","order_by":9,"name":"Saurabh Tomar","email":"","orcid":"","institution":"Corintis SA","correspondingAuthor":false,"prefix":"","firstName":"Saurabh","middleName":"","lastName":"Tomar","suffix":""},{"id":408144532,"identity":"e8f54e18-6381-4749-b899-26522b4d0c87","order_by":10,"name":"Bharath Ramakrishnan","email":"","orcid":"","institution":"Microsoft","correspondingAuthor":false,"prefix":"","firstName":"Bharath","middleName":"","lastName":"Ramakrishnan","suffix":""},{"id":408144533,"identity":"9e7e1306-c5e0-42a7-a512-09a066f52cdf","order_by":11,"name":"Cam Turner","email":"","orcid":"","institution":"Microsoft Corporation","correspondingAuthor":false,"prefix":"","firstName":"Cam","middleName":"","lastName":"Turner","suffix":""},{"id":408144534,"identity":"1a34985f-19a2-4625-a88b-38e6beb897a7","order_by":12,"name":"Husam Alissa","email":"","orcid":"https://orcid.org/0000-0001-5018-2605","institution":"Microsoft","correspondingAuthor":false,"prefix":"","firstName":"Husam","middleName":"","lastName":"Alissa","suffix":""},{"id":408144535,"identity":"1d831dc8-b498-4e7d-9de0-87f63dff6651","order_by":13,"name":"Ashish Raniwala","email":"","orcid":"","institution":"Microsoft","correspondingAuthor":false,"prefix":"","firstName":"Ashish","middleName":"","lastName":"Raniwala","suffix":""},{"id":408144536,"identity":"0cdb2bde-4c67-4c2a-8c70-d8276769ac28","order_by":14,"name":"Brijesh Warrier","email":"","orcid":"","institution":"Microsoft","correspondingAuthor":false,"prefix":"","firstName":"Brijesh","middleName":"","lastName":"Warrier","suffix":""},{"id":408144537,"identity":"5ede3471-d733-4e4f-8455-0e6dd5de181d","order_by":15,"name":"Ricardo Bianchini","email":"","orcid":"","institution":"Microsoft","correspondingAuthor":false,"prefix":"","firstName":"Ricardo","middleName":"","lastName":"Bianchini","suffix":""},{"id":408144538,"identity":"5fdb8504-507a-43a5-a07e-b52ce7aaabfd","order_by":16,"name":"Jim Kleewein","email":"","orcid":"","institution":"Microsoft","correspondingAuthor":false,"prefix":"","firstName":"Jim","middleName":"","lastName":"Kleewein","suffix":""},{"id":408144539,"identity":"b6937f4e-80b5-42a6-b9cf-f19d95ee847d","order_by":17,"name":"Selim Bilgin","email":"","orcid":"","institution":"Microsoft Corporation","correspondingAuthor":false,"prefix":"","firstName":"Selim","middleName":"","lastName":"Bilgin","suffix":""},{"id":408144540,"identity":"f1f05b0b-b97f-4782-afec-11dfc038e6c2","order_by":18,"name":"Christian Belady","email":"","orcid":"","institution":"Microsoft","correspondingAuthor":false,"prefix":"","firstName":"Christian","middleName":"","lastName":"Belady","suffix":""}],"badges":[],"createdAt":"2025-01-12 16:50:19","currentVersionCode":1,"declarations":"","doi":"10.21203/rs.3.rs-5814747/v1","doiUrl":"https://doi.org/10.21203/rs.3.rs-5814747/v1","draftVersion":[],"editorialEvents":[],"editorialNote":"","failedWorkflow":false,"files":[{"id":79825823,"identity":"03813732-b480-4085-8d9e-c7bf97064611","added_by":"auto","created_at":"2025-04-03 09:28:23","extension":"pdf","order_by":1,"title":"","display":"","copyAsset":false,"role":"manuscript-pdf","size":2724910,"visible":true,"origin":"","legend":"Article File","description":"","filename":"Manuscriptsubmissionv1.pdf","url":"https://assets-eu.researchsquare.com/files/rs-5814747/v1_covered_069eea4c-b965-4249-94f0-60a5644d16ea.pdf"},{"id":75067023,"identity":"d5ffd1c3-f49d-4061-9d27-f27d96a52d94","added_by":"auto","created_at":"2025-01-30 05:58:37","extension":"mp4","order_by":1,"title":"","display":"","copyAsset":false,"role":"supplement","size":87914355,"visible":true,"origin":"","legend":"Video of i7 after etching","description":"","filename":"Media1.mp4","url":"https://assets-eu.researchsquare.com/files/rs-5814747/v1/a5fbe08436219fa2cf12e1ea.mp4"}],"financialInterests":"\u003cb\u003eYes\u003c/b\u003e there is potential Competing Interest.\nA patent corresponding to this work has been filed (Application EP22386065.1A). corresponding Author, Remco van Erp, is co-founder of Corintis, a company that supports development of liquid cooling applications for data centers. The other authors declare no competing interests.","formattedTitle":"Efficient Chip-cooling using Embedded Biomimetic Microfluidics","fulltext":[],"fulltextSource":"","fullText":"","funders":[],"hasAdminPriorityOnWorkflow":false,"hasManuscriptDocX":false,"hasOptedInToPreprint":true,"hasPassedJournalQc":"","hasAnyPriority":true,"hideJournal":true,"highlight":"","institution":"","isAcceptedByJournal":false,"isAuthorSuppliedPdf":true,"isDeskRejected":"","isHiddenFromSearch":false,"isInQc":false,"isInWorkflow":false,"isPdf":true,"isPdfUpToDate":true,"isWithdrawnOrRetracted":false,"journal":{"display":true,"email":"[email protected]","identity":"researchsquare","isNatureJournal":false,"hasQc":true,"allowDirectSubmit":true,"externalIdentity":"","sideBox":"","snPcode":"","submissionUrl":"/submission","title":"Research Square","twitterHandle":"researchsquare","acdcEnabled":true,"dfaEnabled":false,"editorialSystem":"","reportingPortfolio":"","inReviewEnabled":false,"inReviewRevisionsEnabled":true},"keywords":"","lastPublishedDoi":"10.21203/rs.3.rs-5814747/v1","lastPublishedDoiUrl":"https://doi.org/10.21203/rs.3.rs-5814747/v1","license":{"name":"CC BY 4.0","url":"https://creativecommons.org/licenses/by/4.0/"},"manuscriptAbstract":"Power dissipation in the latest accelerator chips for artificial intelligence has exceeded 1 kW and is increasing with each successive generation, while simultaneously introducing new thermal resistances and spatially varying temperature requirements due to heterogeneous integration. In contrast, cooling design has remained largely homogeneous, relying predominantly on straight channels or arrays of fins which are not tailored to the underlying chip. As data center operators target to increase coolant supply temperatures of data centers to reduce electricity and water consumption, more power needs to be extracted from increasingly complex chips with reduced temperature differentials between the junction and coolant. Hence, cooling is becoming the main driver for both chip performance and data center efficiency. Microfluidic cooling, with coolant directly flowing through channels embedded inside the silicon chip, has been proposed as a candidate to overcome the performance limitations of standard cold plates, as it aims to minimize thermal resistance by eliminating interfaces between the chip and the coolant. In addition, the close coupling between the heat source and cooling, combined with mature silicon-based microfabrication methods, enables more design freedom for cooling structures beyond straight channels and fins. However, while prior demonstrations of microfluidic cooling on function integrated circuits have shown the feasibility of this cooling integration, they suffered from high pressure drops, large temperature gradients and localized hot-spots, in addition to packaging and integration concerns. In this work, we show that the chip-level spatial power distribution is the source of these discrepancies, and that microfluidic topology optimization can simultaneously address the temperature and pressure drop challenges with microfluidic cooling, by creating a hierarchical network of channels that balance heat transfer and pressure drop mimicking the arteries, veins and capillaries in the circulatory system. Our result demonstrates that, by utilized a bio-inspired chip-aware microfluidic cooling architecture, up to 18 ⁰C reduction in hot-spot temperature rise on functional CPUs can be achieved, or a reduction in pressure drop by over 67% compared to a canonical design of pin fins. We demonstrate a 3x reduction in core temperature spread versus unoptimized designs, and furthermore observe that average thermal resistance can be reduced by up to 55% compared to standard cold plate cooling. These results validate that including microfluidic cooling as an integral part of the chip design process may be a viable path to allow for a further extension of the roadmap of silicon CMOS chips with increasing power levels, while simultaneously addressing the sustainability concerns at the data center scale.","manuscriptTitle":"Efficient Chip-cooling using Embedded Biomimetic Microfluidics","msid":"","msnumber":"","nonDraftVersions":[{"code":1,"date":"2025-01-30 05:57:56","doi":"10.21203/rs.3.rs-5814747/v1","editorialEvents":[{"type":"communityComments","content":0}],"status":"published","journal":{"display":true,"email":"[email protected]","identity":"researchsquare","isNatureJournal":false,"hasQc":true,"allowDirectSubmit":true,"externalIdentity":"","sideBox":"","snPcode":"","submissionUrl":"/submission","title":"Research Square","twitterHandle":"researchsquare","acdcEnabled":true,"dfaEnabled":false,"editorialSystem":"","reportingPortfolio":"","inReviewEnabled":false,"inReviewRevisionsEnabled":true}}],"origin":"","ownerIdentity":"adc7a10c-e183-4165-9250-c9225fad299e","owner":[],"postedDate":"January 30th, 2025","published":true,"recentEditorialEvents":[],"rejectedJournal":[],"revision":"","amendment":"","status":"posted","subjectAreas":[{"id":43515478,"name":"Physical sciences/Engineering/Electrical and electronic engineering"},{"id":43515479,"name":"Physical sciences/Engineering/Mechanical engineering"}],"tags":[],"updatedAt":"2025-04-03T09:20:13+00:00","versionOfRecord":[],"versionCreatedAt":"2025-01-30 05:57:56","video":"","vorDoi":"","vorDoiUrl":"","workflowStages":[]},"version":"v1","identity":"rs-5814747","journalConfig":"researchsquare"},"__N_SSP":true},"page":"/article/[identity]/[[...version]]","query":{"redirect":"/article/rs-5814747","identity":"rs-5814747","version":["v1"]},"buildId":"8U1c8b4HqxoKbykW_rLl7","isFallback":false,"isExperimentalCompile":false,"dynamicIds":[84888],"gssp":true,"scriptLoader":[]}

Text is read by the "Ask this paper" AI Q&A widget below. Extraction quality varies by source — PMC NXML preserves structure cleanly, OA-HTML may include some navigation residue, and OA-PDF can have broken hyphenation. The publisher copy (via DOI) is the canonical version.

My notes (saved in your browser only)

Ask this paper AI returns verbatim quotes from the full text · source: preprint-html

Answers must be backed by verbatim quotes from this paper's full text. Hallucinated quotes are dropped automatically; if no verbatim passage answers the question, we say so. How this works

Citation neighborhood (no data yet)

We don't have any in-corpus citations linked to this paper yet. This is a recent paper (2025) — citers typically take a year or two to land, and the OpenAlex reference graph may still be filling in.

Source provenance

europepmc
last seen: 2026-05-20T01:45:00.602351+00:00