A 98.5-dB DR Incremental ΔΣ ADC with Dynamic Zoom and Extended Counting for Audio Application
preprint
OA: closed
Abstract
A three-step discrete-time incremental analog-to-digital converter (IADC) combines zoom, IΔΣM and dual-mode SAR-assisted extended counting (EC). The IADC reuses the SAR ADC to reduce hardware cost by reconfiguring its DAC array to either a 2-bit quantizer of the core IΔΣM or a 5-bit EC ADC. Clocked at 4MHz with an OSR=99, the proposed IADC achieves SNDR and DR of 93dB and 98.5dB, respectively, in a BW of 20.2kHz.
My notes (saved in your browser only)
Citation neighborhood (no data yet)
We don't have any in-corpus citations linked to this paper yet. The paper's references may be in our DB but unresolved to ``paper_id`` (resolution happens at ingest when the cited DOI matches a row we already have). Run the cross-source citation reconcile pass to retry.
Source provenance
- europepmc
- last seen: 2026-05-19T01:45:01.086888+00:00