Synthesizing and Simulating Look-Ahead Clock Gating Technique

Synthesizing and Simulating Look-Ahead Clock Gating Technique | Research Square window.SnipcartSettings = { analytics: { enabled: false } }; (function() { var accessVector = localStorage.getItem('access_vector') || ''; window.dataLayer = window.dataLayer || []; if (accessVector) { window.dataLayer.push({ user: { profile: { profileInfo: { snid: accessVector } } } }); } })(); (function(w,d,s,l,i){w[l]=w[l]||[];w[l].push({'gtm.start':new Date().getTime(),event:'gtm.js'});var f=d.getElementsByTagName(s)[0],j=d.createElement(s),dl=l!='dataLayer'?'&l='+l:'';j.async=true;j.src='https://www.googletagmanager.com/gtm.js?id='+i+dl;f.parentNode.insertBefore(j,f);})(window,document,'script','dataLayer','GTM-K279D39R'); Browse Preprints In Review Journals COVID-19 Preprints AJE Video Bytes Research Tools Research Promotion AJE Professional Editing AJE Rubriq About Preprint Platform In Review Editorial Policies Our Team Advisory Board Help Center Sign In Submit a Preprint Cite Share Download PDF Research Article Synthesizing and Simulating Look-Ahead Clock Gating Technique Jinka Pradeep This is a preprint; it has not been peer reviewed by a journal. https://doi.org/ 10.21203/rs.3.rs-4100523/v3 This work is licensed under a CC BY 4.0 License Status: Posted Version 3 posted You are reading this latest preprint version Show more versions Abstract Clock gating serves as an effective means to diminish the power consumption of digital systems. Among the three recognized gating methods—data-driven, latch-based, and And-gate-based—the data-driven approach stands out as the most prevalent. However, it often renders a significant portion of clock pulses driving the flip-flops (FFs) redundant. While it delivers substantial power savings, its implementation complexity and dependence on specific applications pose challenges. Conversely, the and-gate-based method offers simplicity but results in comparatively minor power reductions. This paper introduces a pioneering approach known as the Look-Ahead Clock Gating Technique, which amalgamates all three methods. Leveraging latch-based FFs, this technique calculates the clock enabling signals for each FF one cycle in advance, based on the current cycle data of dependent FFs. Electrical Engineering Clock gating clock networks dynamic power reduction Full Text Additional Declarations The authors declare no competing interests. Cite Share Download PDF Status: Posted Version 3 posted You are reading this latest preprint version Show more versions Research Square lets you share your work early, gain feedback from the community, and start making changes to your manuscript prior to peer review in a journal. As a division of Research Square Company, we’re committed to making research communication faster, fairer, and more useful. We do this by developing innovative software and high quality services for the global research community. Our growing team is made up of researchers and industry professionals working together to solve the most critical problems facing scientific publishing. Also discoverable on Platform About Our Team In Review Editorial Policies Advisory Board Help Center Resources Author Services Accessibility API Access RSS feed Manage Cookie Preferences © Research Square 2026 | ISSN 2693-5015 (online) Privacy Policy Terms of Service Do Not Sell My Personal Information {"props":{"pageProps":{"initialData":{"identity":"rs-4100523","acceptedTermsAndConditions":true,"allowDirectSubmit":true,"archivedVersions":[],"articleType":"Research Article","associatedPublications":[],"authors":[{"id":294220787,"identity":"4c0556ec-b231-46c1-93fb-0f067d86994a","order_by":0,"name":"Jinka Pradeep","email":"data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAZAAAAAyAQMAAABI0h/eAAAABlBMVEX///8AAABVwtN+AAAACXBIWXMAAA7EAAAOxAGVKw4bAAAA5klEQVRIiWNgGAWjYBACxgYQyQZhPwASPHykaGE2AGlhI84uiDI2CQQbD2Bu4D324UeZjZw5/9ljlV9z7GTYGJgfPrqB12F8yTN7zqUZW87IS7stuy0Z6DA2Y+McvFp4jBl42w4nbrjBY3ZbchszUAsPmzQhLYx/2/7Xbzh/xqxYcls9cVqYedsOJBgcyDFj/LjtMBFamvmSmWXOJRvunJFjLM247TgPGzMBvxi29x5mfFNmJ2/Of8bw489t1fb87M0PH+PV0swDYYCikRnMZsajHATkGZC0MP4goHoUjIJRMApGJgAA6f9ALFDoUoUAAAAASUVORK5CYII=","orcid":"","institution":"","correspondingAuthor":true,"prefix":"","firstName":"Jinka","middleName":"","lastName":"Pradeep","suffix":""}],"badges":[],"createdAt":"2024-03-14 11:58:17","currentVersionCode":3,"declarations":{"humanSubjects":false,"vertebrateSubjects":true,"conflictsOfInterestStatement":false,"humanSubjectEthicalGuidelines":false,"humanSubjectConsent":false,"humanSubjectClinicalTrial":false,"humanSubjectCaseReport":false,"vertebrateSubjectEthicalGuidelines":true},"doi":"10.21203/rs.3.rs-4100523/v3","doiUrl":"https://doi.org/10.21203/rs.3.rs-4100523/v3","draftVersion":[],"editorialEvents":[],"editorialNote":"","failedWorkflow":false,"files":[],"financialInterests":"The authors declare no competing interests.","formattedTitle":"\u003cp\u003e\u003cstrong\u003eSynthesizing and Simulating Look-Ahead Clock Gating Technique\u003c/strong\u003e\u003c/p\u003e","fulltext":[],"fulltextSource":"","fullText":"","funders":[],"hasAdminPriorityOnWorkflow":false,"hasManuscriptDocX":true,"hasOptedInToPreprint":true,"hasPassedJournalQc":"","hasAnyPriority":true,"hideJournal":true,"highlight":"","institution":"Sri Venkateswara University","isAcceptedByJournal":false,"isAuthorSuppliedPdf":false,"isDeskRejected":"","isHiddenFromSearch":false,"isInQc":false,"isInWorkflow":false,"isPdf":true,"isPdfUpToDate":true,"isWithdrawnOrRetracted":false,"journal":{"display":true,"email":"[email protected]","identity":"researchsquare","isNatureJournal":false,"hasQc":true,"allowDirectSubmit":true,"externalIdentity":"","sideBox":"","snPcode":"","submissionUrl":"/submission","title":"Research Square","twitterHandle":"researchsquare","acdcEnabled":true,"dfaEnabled":false,"editorialSystem":"","reportingPortfolio":"","inReviewEnabled":false,"inReviewRevisionsEnabled":true},"keywords":"Clock gating, clock networks, dynamic power reduction","lastPublishedDoi":"10.21203/rs.3.rs-4100523/v3","lastPublishedDoiUrl":"https://doi.org/10.21203/rs.3.rs-4100523/v3","license":{"name":"CC BY 4.0","url":"https://creativecommons.org/licenses/by/4.0/"},"manuscriptAbstract":"\u003cp\u003eClock gating serves as an effective means to diminish the power consumption of digital systems. Among the three recognized gating methods\u0026mdash;data-driven, latch-based, and And-gate-based\u0026mdash;the data-driven approach stands out as the most prevalent. However, it often renders a significant portion of clock pulses driving the flip-flops (FFs) redundant. While it delivers substantial power savings, its implementation complexity and dependence on specific applications pose challenges. Conversely, the and-gate-based method offers simplicity but results in comparatively minor power reductions. This paper introduces a pioneering approach known as the Look-Ahead Clock Gating Technique, which amalgamates all three methods. Leveraging latch-based FFs, this technique calculates the clock enabling signals for each FF one cycle in advance, based on the current cycle data of dependent FFs.\u003c/p\u003e","manuscriptTitle":"Synthesizing and Simulating Look-Ahead Clock Gating Technique","msid":"","msnumber":"","nonDraftVersions":[{"code":3,"date":"2024-04-26 13:58:07","doi":"10.21203/rs.3.rs-4100523/v3","editorialEvents":[{"type":"communityComments","content":0}],"status":"published","journal":{"display":true,"email":"[email protected]","identity":"researchsquare","isNatureJournal":false,"hasQc":true,"allowDirectSubmit":true,"externalIdentity":"","sideBox":"","snPcode":"","submissionUrl":"/submission","title":"Research Square","twitterHandle":"researchsquare","acdcEnabled":true,"dfaEnabled":false,"editorialSystem":"","reportingPortfolio":"","inReviewEnabled":false,"inReviewRevisionsEnabled":true}},{"code":2,"date":"2024-03-28 15:41:14","doi":"10.21203/rs.3.rs-4100523/v2","editorialEvents":[{"type":"communityComments","content":0}],"status":"published","journal":{"display":true,"email":"[email protected]","identity":"researchsquare","isNatureJournal":false,"hasQc":true,"allowDirectSubmit":true,"externalIdentity":"","sideBox":"","snPcode":"","submissionUrl":"/submission","title":"Research Square","twitterHandle":"researchsquare","acdcEnabled":true,"dfaEnabled":false,"editorialSystem":"","reportingPortfolio":"","inReviewEnabled":false,"inReviewRevisionsEnabled":true}},{"code":1,"date":"2024-03-15 10:41:25","doi":"10.21203/rs.3.rs-4100523/v1","editorialEvents":[{"type":"communityComments","content":0}],"status":"published","journal":{"display":true,"email":"[email protected]","identity":"researchsquare","isNatureJournal":false,"hasQc":true,"allowDirectSubmit":true,"externalIdentity":"","sideBox":"","snPcode":"","submissionUrl":"/submission","title":"Research Square","twitterHandle":"researchsquare","acdcEnabled":true,"dfaEnabled":false,"editorialSystem":"","reportingPortfolio":"","inReviewEnabled":false,"inReviewRevisionsEnabled":true}}],"origin":"","ownerIdentity":"b8f5f309-4585-47a0-8b53-3d4b0c8f1cbd","owner":[],"postedDate":"April 26th, 2024","published":true,"recentEditorialEvents":[],"rejectedJournal":[],"revision":"","amendment":"","status":"posted","subjectAreas":[{"id":31203546,"name":"Electrical Engineering"}],"tags":[],"updatedAt":"2024-03-15T10:41:25+00:00","versionOfRecord":[],"versionCreatedAt":"2024-04-26 13:58:07","video":"","vorDoi":"","vorDoiUrl":"","workflowStages":[]},"version":"v3","identity":"rs-4100523","journalConfig":"researchsquare"},"__N_SSP":true},"page":"/article/[identity]/[[...version]]","query":{"redirect":"/article/rs-4100523","identity":"rs-4100523","version":["v3"]},"buildId":"qtupq5eGEP_6zYnWcrvyt","isFallback":false,"isExperimentalCompile":false,"dynamicIds":[84888],"gssp":true,"scriptLoader":[]}