An Artificial Neutral Network Chip Based on Two-Dimensional Semiconductor
preprint
OA: closed
CC-BY-4.0
Abstract
Abstract Two-dimensional semiconductors can be used to build integrated circuits for running artificial neural networks (ANN) with higher energy efficiency. The implementation of an ANN with 2D semiconductors has been held back by the large-scale and high-quality transistors required for running machine learning algorithms. Here we demonstrate the first functional MoS2 analog ANN integrated circuit, including memory, multiply-and-accumulate (MAC), activation function, and weight update circuits. The ANN integrated circuit is realized through 818 field effect transistors (FETs) with wafer-scale and high-homogeneity MoS2 film. The large current on/off ratio and output linearity of these MoS2 FETs allow the realization of convolutional and activation function circuits with a few number of transistors. This ANN can be used for recognizing tactile digit, showing the recognition rate exceeding 97%. Our work demonstrates wafer-scale processing of a 2D semiconductor for building integrated circuits with the functions of AI computation.
My notes (saved in your browser only)
Citation neighborhood (no data yet)
We don't have any in-corpus citations linked to this paper yet. The paper's references may be in our DB but unresolved to ``paper_id`` (resolution happens at ingest when the cited DOI matches a row we already have). Run the cross-source citation reconcile pass to retry.
Source provenance
- europepmc
- last seen: 2026-05-19T01:45:01.086888+00:00
- unpaywall
- last seen: 2026-06-05T02:00:03.366016+00:00
License: CC-BY-4.0