Ultra-low-voltage-triggered Silicon Controlled Rectifier (ULVTSCR) ESD Protection Device for 1.2V/1.8V Application

preprint OA: closed CC-BY-4.0
📄 Open PDF View at publisher

Abstract

Abstract High trigger voltage (Vt1) characteristic of silicon-controlled rectifier (SCR) device has limited its application in electrostatic discharge (ESD) protection of low voltage circuit, especially in advanced CMOS technologies. In this letter, an ultra-low-voltage-triggered SCR (ULVTSCR) is proposed to decrease the trigger voltage of the conventional SCR. The proposed device consists of an external NMOSs-string (ENMOSs-string), an internal NMOS (INMOS) with its gate controlled by the ENMOSs-string, and a main SCR triggered with the INMOS assistance. The ESD current-voltage characteristics of ULVTSCR has been measured with the transmission line pulsing (TLP) tester. The test results indicate that the proposed ULVTSCR possesses much lower Vt1 of ~ 5.03V as well as reduced area consumption compared to the existing optimization methods, making it highly suitable for the ESD protection for 1.2V/1.8V IO ports in CMOS technology. In addition, the impact of various critical dimensions of ULVTSCR have also been evaluated to further improve the ESD characteristics.

My notes (saved in your browser only)

Citation neighborhood (no data yet)

We don't have any in-corpus citations linked to this paper yet. The paper's references may be in our DB but unresolved to ``paper_id`` (resolution happens at ingest when the cited DOI matches a row we already have). Run the cross-source citation reconcile pass to retry.

Source provenance

europepmc
last seen: 2026-05-19T01:45:01.086888+00:00
unpaywall
last seen: 2026-05-26T02:00:01.498150+00:00
License: CC-BY-4.0