Research and Implementation of SemanticSegmentation Network Accelerator Based on Vitis AI
preprint
OA: closed
CC-BY-4.0
Abstract
Based on Xilinx Vitis AI, this paper carries out network pruning, deep learn- ing processing unit (DPU) customization, and hardware-software co-optimization methods for the semantic segmentation network U-Net. Finally, the semantic seg- mentation accelerator is designed and implemented on the Xilinx ZCU102 develop- ment platform. Under the premise of relatively low accuracy loss, the consumption of hardware resources is reduced, and the complete software and hardware system development of the U-Net network is completed. Experimental results show that the processing frame rate of the U-Net network hardware accelerator can reach 42 fps, verifying the effectiveness of the acceleration scheme for the neural network.
My notes (saved in your browser only)
Citation neighborhood (no data yet)
We don't have any in-corpus citations linked to this paper yet. This is a recent paper (2025) — citers typically take a year or two to land, and the OpenAlex reference graph may still be filling in.
Source provenance
- europepmc
- last seen: 2026-05-20T01:45:00.602351+00:00
- unpaywall
- last seen: 2026-05-24T02:00:01.246996+00:00
License: CC-BY-4.0