Design of Domestic Chip Scheduling Architecture for Smart Grid Based on Edge Collaboration

preprint OA: closed CC-BY-4.0
🔓 Open OA copy View at publisher

Abstract

In order to improve the dispatch autonomy and localization control level of smart grid in complex operation environment, a domestic chip dispatch architecture based on edge collaboration is constructed, taking RISC-V architecture SoC and FPGA collaboration unit as the core, integrating the lightweight protocol stack, distributed collaboration mechanism, and edge-cloud scheduling strategy, and researching the optimization of multi-node scheduling and link adaptive mechanism. The system design covers key modules such as hardware architecture, communication protocols, state synchronization and scheduling security control, and has been validated in grid multi-source sensing and load prediction scenarios. It is analyzed that the architecture maintains the task response delay below 480ms and the scheduling stability fluctuation within ±60ms under high load conditions, and has good elasticity and robustness.

My notes (saved in your browser only)

Citation neighborhood (no data yet)

We don't have any in-corpus citations linked to this paper yet. This is a recent paper (2025) — citers typically take a year or two to land, and the OpenAlex reference graph may still be filling in.

Source provenance

europepmc
last seen: 2026-05-20T01:45:00.602351+00:00
unpaywall
last seen: 2026-05-22T02:00:06.705733+00:00
License: CC-BY-4.0